Jiechi Electronics Co., Ltd.
100% quality | A global multi-service platform for electronic components
Customer Service QQ
3297421414
Phone
Monday to Saturday 9:30 - 22:00
Phone : 18682486380
18126541905
Official WeChat
Scan the official WeChat QR code for an instant quote2021-08-18 Views:2
Rami, Vice President, Microchip Timing and Communications Business Unit Kanama said: "Our latest ZL3073x/63x/64x network synchronization platform enables complex measurement, calibration and adjustment functions to significantly reduce network equipment timing errors to meet the most stringent 5G requirements. A unique flexible architecture that achieves the necessary channel density and a high-performance, low-jitter synthesizer help simplify the design of timing cards, line cards, radio units (RU), centralized units (CU) and distributed units (DU) for 5G radio access networks (RAN)."
Microchip's measurement, calibration and adjustment capabilities ensure that 5G systems meet the timing error requirements of the International Telecommunications Union-Telecommunications (ITU-T) standard G.8273.2 Class C (max 30ns|TE|) and emerging Class D (max 5ns|TEL|). The architecture provides the flexibility to support up to five independent digital phase-locked loop (DPLL) channels, achieving 0.9W of power consumption in a compact 9 x 9 mm package while reducing board space, power and system complexity.
This latest platform is equipped with five ultra-low jitter synthesizers to provide the 100 femtosecond (fs) root mean square (rms) jitter performance required for high-speed interfaces in the latest 5G RU, DU and CU systems.
Microchip's network synchronization platform software includes the ZLS30730 high-performance algorithm and ZLS30390 IEEE 1588-2008 protocol engine. Both are widely deployed in 3G, 4G and 5G networks with precise timing capabilities.
Microchip’s ZL3073x/63x/64x network synchronization platform is seamlessly integrated with the company’s precision 5G oscillator series, such as the OX-601 oven-controlled crystal oscillator (OCXO), to provide 5G network operators with a total system solution.
Microchip’s rich portfolio of timing and clocking solutions includes clock generation, fan-out buffers, jitter attenuator solutions and quartz and MEMS oscillators, as well as a rich family of Ethernet physical layer (PHY) devices. Leon Gross, vice president of the Discrete Products Business Unit at

Development Tools
Microchip provides a graphical user interface (GUI) and evaluation board, as well as application notes and other design support tools.
